Information about forums, live demonstrations, Accelerating Talents and panel discussion. The entire forum program is available in the event database.
Presentation Hall B1 SEMICON EUROPA > TechARENA 1 & 2 - Technological Platform for Innovation > Smart Design | Designing Electronic Systems for Advanced Applications
15:00-15:20 h | Hall B1 Tech Arena 1, Booth B1.175
Subjects: SEMICON EUROPASpeaker: Lauri Koskinen (Minima Processor)
Minima dynamic margining enables any processor or DSP core to operate at its minimum-energy point and achieve up to 15x energy savings. As energy is quadratically proportional to voltage, the energy savings are achieved with ultra-low-voltage operation. Minima enhanced logic operates down to 0.4V while still meeting user set performance requirements. Additionally, Minima margining enables ultra-wide DVFS that allows operation from ultra-low to nominal voltage.
Dynamic margining is a HW-SW solution that is grounded on netlist-level logic enhancements. Minima IP enables the processor to modify power usage in real time in response to performance needs, process variations, or environmental conditions. The enhancements are completely compliant with mainstream CAD.
The Minima toolset includes application-level profiling that allows tuning for UW-DVFS in the whole vertical application.